

GAL20RA10

High-Speed Asynchronous E²CMOS PLD Generic Array Logic™

FEATURES

HIGH PERFORMANCE E²CMOS® TECHNOLOGY

- 7.5 ns Maximum Propagation Delay
- Fmax = 83.3 MHz
- 9 ns Maximum from Clock Input to Data Output
- TTL Compatible 8 mA Outputs
- UltraMOS® Advanced CMOS Technology

• 50% to 75% REDUCTION IN POWER FROM BIPOLAR

- 75mA Typical Icc
- ACTIVE PULL-UPS ON ALL PINS
- E² CELL TECHNOLOGY
- Reconfigurable Logic
- Reprogrammable Cells
- 100% Tested/100% Yields
- High Speed Electrical Erasure (<100 ms)
- 20 Year Data Retention

• TEN OUTPUT LOGIC MACROCELLS

- Independent Programmable Clocks
- Independent Asynchronous Reset and Preset
- Registered or Combinatorial with Polarity
- Full Function and Parametric Compatibility with PAL20RA10

• PRELOAD AND POWER-ON RESET OF ALL REGISTERS

- 100% Functional Testability
- APPLICATIONS INCLUDE:
 - State Machine Control
- Standard Logic Consolidation
- Multiple Clock Logic Designs


• ELECTRONIC SIGNATURE FOR IDENTIFICATION

DESCRIPTION


The GAL20RA10 combines a high performance CMOS process with electrically erasable (E^2) floating gate technology to provide the highest speed performance available in the PLD market. Lattice Semiconductor's E^2 CMOS circuitry achieves power levels as low as 75mA typical I_{cc} which represents a substantial savings in power when compared to bipolar counterparts. E^2 technology offers high speed (<100ms) erase times providing the ability to reprogram, reconfigure or test the devices quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL20RA10 is a direct parametric compatible CMOS replacement for the PAL20RA10 device.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacturing. Therefore, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.



PIN CONFIGURATION



Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com

July 1997

GAL20RA10 ORDERING INFORMATION


Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
7.5	3	9	100	GAL20RA10B-7LJ	28-Lead PLCC
10	4	11	100	GAL20RA10B-10LP	24-Pin Plastic DIP
			100	GAL20RA10B-10LJ	28-Lead PLCC
15	7	15	100	GAL20RA10B-15LP	24-Pin Plastic DIP
			100	GAL20RA10B-15LJ	28-Lead PLCC
20	10	20	100	GAL20RA10B-20LP	24-Pin Plastic DIP
			100	GAL20RA10B-20LJ	28-Lead PLCC
30	20	30	100	GAL20RA10B-30LP	24-Pin Plastic DIP
			100	GAL20RA10B-30LJ	28-Lead PLCC

Industrial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
20	10	20	120	GAL20RA10B-20LPI	24-Pin Plastic DIP
			120	GAL20RA10B-20LJI	28-Lead PLCC

PART NUMBER DESCRIPTION







OUTPUT LOGIC MACROCELL (OLMC)

The GAL20RA10 OLMC consists of 10 D flip-flops with individual asynchronous programmable reset, preset and clock product terms. The sum of four product terms and an Exclusive-OR provide a programmable polarity D-input to each flip-flop. An output enable term combined with the dedicated output enable pin provides tri-state control of each output. Each OLMC has a flip-flop bypass, allowing any combination of registered or combinatorial outputs.

The GAL20RA10 has 10 dedicated input pins and 10 programmable I/O pins, which can be either inputs, outputs, or dynamic I/O. Each pin has a unique path to the logic array. All macrocells have the same type and number of data and control product terms, allowing the user to exchange I/O pin assignments without restriction.

INDEPENDENT PROGRAMMABLE CLOCKS

An independent clock control product term is provided for each GAL20RA10 macrocell. Data is clocked into the flip-flop on the active edge of the clock product term. The use of individual clock control product terms allow up to ten separate clocks. These clocks can be derived from any pin or combination of pins and/or feedback from other flip-flops. Multiple clock sources allow a number of asynchronous register functions to be combined into a single GAL20RA10. This allows the designer to combine discrete logic functions into a single device.

PROGRAMMABLE POLARITY

The polarity of the D-input to each macrocell flip-flop is individually programmable to be active high or low. This is accomplished with a programmable Exclusive-OR gate on the D-input of each flipflop. The polarity of the pin is active low when XOR bit is programmed (or zero) and is active high when XOR bit is erased (or one). Because of the inverted output buffer, the XOR gate output node is opposite polarity from the pin. It should be noted that the programmable polarity only affects the data latched into the flip-flop on the active edge of the clock product term. The reset, preset and preload will alter the state of the flip-flop independent of the state of programmable polarity bit. The ability to program the active polarity of the D-inputs can be used to reduce the total number of product terms used, by allowing the DeMorganization of the logic functions. This logic reduction is accomplished by the logic compiler, and does not require the designer to define the polarity.

OUTPUT ENABLE

The output of each GAL20RA10 macrocell is controlled by the "AND'ing" of an independent output enable product term and a common active low output enable pin (pin 13 on DIP package / pin 16 on PLCC package). The output is enabled while the output enable product term is active and the output enable pin is low. This output control structure allows several output enable alternatives.

ASYNCHRONOUS RESET AND PRESET

Each GAL20RA10 macrocell has an independent asynchronous reset and preset control product term. The reset and preset product terms are level sensitive, and will hold the flip-flop in the reset or preset state while the product term is active independent of the clock or D-inputs. It should be noted that the reset and preset term alter the state of the flip-flop whose output is inverted by the output buffer. A reset of the flip-flop will result in the output pin becoming a logic high and a preset will result in a logic low.

RESE	Γ PRESET	FUNCTION
0		Registered function of data product term
1	0	Reset register to "0" (device pin = "1")
0		Preset register to "1" (device pin = "0")
1	1	Register-bypass (combinatorial output)

COMBINATORIAL CONTROL

The register in each GAL20RA10 macrocell may be bypassed by asserting both the reset and preset product terms. While both product terms are active the flip-flop is bypassed and the D- input is presented directly to the inverting output buffer. This provides the designer the ability to dynamically configure any macrocell as a combinatorial output, or to fix the macrocell as combinatorial only by forcing both reset and preset product terms active. Some logic compilers will configure macrocells as registered or combinatorial based on the logic equations, others require the designer to force the reset and preset product terms active for combinatorial macrocells.


PARALLEL FLIP-FLOP PRELOAD

The flip-flops of a GAL20RA10 can be reset or preset from the I/O pins by applying a logic low to the preload pin (pin 1 on DIP package / pin 2 on PLCC package) and applying the desired logic level to each I/O pin. The I/O pins must remain valid for the preload setup and hold time. All 10 flip-flops are reset or preset during preload, independent of all other OLMC inputs.


A logic low on an I/O pin during preload will preset the flip-flop, a logic high will reset the flip-flop. The output of any flip-flop to be preloaded must be disabled. Enabling the output during preload will maintain the current logic state. It should be noted that the preload alters the state of the flip-flop whose output is inverted by the output buffer. A reset of the flip-flop will result in the output pin becoming a logic high and a preset will result in a logic low. Note that the common output enable pin will disable all 10 outputs of the GAL20RA10 when held high.




OUTPUT LOGIC MACROCELL DIAGRAM



OUTPUT LOGIC MACROCELL CONFIGURATION (REGISTERED with POLARITY)




OUTPUT LOGIC MACROCELL CONFIGURATION (COMBINATORIAL with POLARITY)





GAL20RA10 LOGIC DIAGRAM

DIP (PLCC) Package Pinouts





ABSOLUTE MAXIMUM RATINGS(1)

Supply voltage V _{cc}	0.5 to +7V
Input voltage applied	2.5 to V _{cc} +1.0V
Off-state output voltage applied	2.5 to V _{cc} +1.0V
Storage Temperature	65 to 150°C
Ambient Temperature with	
	EE 1- 40E00

Power Applied-55 to 125°C

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

RECOMMENDED OPERATING COND.

Commercial Devices:

Industrial Devices:

Ambient Temperature (T_A)-40 to +85°C Supply voltage (V_{CC}) with Respect to Ground+4.50 to +5.50V

DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.3	MAX.	UNITS
V IL	Input Low Voltage		Vss - 0.5	_	0.8	V
VIH	Input High Voltage		2.0	_	Vcc+1	V
IIL1	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL} (MAX.)$	_	_	-100	μА
Iн	Input or I/O High Leakage Current	3.5V ≤ V IN ≤ V CC	_	_	10	μА
V OL	Output Low Voltage	IOL = MAX. Vin = VIL or VIH	_	_	0.5	V
V OH	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4	_	_	V
I OL	Low Level Output Current		_	_	8	mA
Юн	High Level Output Current		_	_	-3.2	mA
los ²	Output Short Circuit Current	Vcc = 5V Vout = 0.5V T _A = 25°C	-50	_	-135	mA

COMMERCIAL

Icc	Operating Power	V IL = 0.5V V IH = 3.0V	L -7/-10/-15/-20/-30	_	75	100	mA
	Supply Current	f _{toggle} = 15MHz Outputs Open					

INDUSTRIAL

Icc	Operating Power	V IL = 0.5V V IH = 3.0V	L -20	_	75	120	mA
	Supply Current	f _{toggle} = 15MHz Outputs Open					

¹⁾ The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

²⁾ One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

³⁾ Typical values are at Vcc = 5V and TA = 25 °C

AC SWITCHING CHARACTERISTICS

Over Recommended Operating Conditions

		CC	M	CC	ОМ	CC	ОМ	сом	/ IND	CC	М	
TEST	DESCRIPTION	-7	7	-1	0	-1	5	-2	0	-3	0	UNITS
COND ¹ .			MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Α	Input or I/O to Combinatorial Output	2	7.5	2	10	_	15	_	20	_	30	ns
Α	Clock to Output Delay	2	9	2	11	_	15	_	20	_	30	ns
_	Setup Time, Input or Fdbk before Clk↑	3		4	_	7	1	10	1	20	_	ns
_	Hold Time, Input or Fdbk after Clk↑	2		3	_	3	1	3		10		ns
А	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	83.3		66.7	_	45.0		33.3		20.0		MHz
Α	Maximum Clock Frequency with No Feedback	83.3	—	71.4	_	50.0	_	41.7	_	25.0	_	MHz
_	Clock Pulse Duration, High	6	1	7	_	10	1	12	l	20		ns
_	Clock Pulse Duration, Low	6	_	7	_	10	1	12	_	20	_	ns
В,С	I or I/O to Output Enabled / Disabled	_	7.5	_	10	_	15	_	20	_	30	ns
B,C	OE to Output Enabled / Disabled	_	5	_	9	_	12	_	15		20	ns
Α	Input or I/O to Async. Reset / Preset	_	9	_	11	_	15	_	20	_	30	ns
_	Async. Reset / Preset Pulse Duration	6	_	10	_	15		20	_	20	_	ns
_	Async. Reset / Preset Recovery Time	7	_	7	_	10		12	_	20	_	ns
_	Preload Pulse Duration	8	_	10	_	15		20	_	30	_	ns
_	Preload Setup Time	5	_	7	_	10	_	15	_	25	_	ns
_	Preload Hold Time	5	_	7	_	10	_	15	_	25	_	ns
	A A A A A A A A A A A A A A A A A A A	A Input or I/O to Combinatorial Output A Clock to Output Delay — Setup Time, Input or Fdbk before Clk↑ — Hold Time, Input or Fdbk after Clk↑ A Maximum Clock Frequency with External Feedback, 1/(tsu + tco) A Maximum Clock Frequency with No Feedback — Clock Pulse Duration, High — Clock Pulse Duration, Low B,C I or I/O to Output Enabled / Disabled B,C OE to Output Enabled / Disabled A Input or I/O to Async. Reset / Preset — Async. Reset / Preset Pulse Duration — Async. Reset / Preset Recovery Time — Preload Pulse Duration — Preload Setup Time	TEST COND¹. A Input or I/O to Combinatorial Output 2 A Clock to Output Delay 2 — Setup Time, Input or Fdbk before Clk↑ 3 — Hold Time, Input or Fdbk after Clk↑ 2 A Maximum Clock Frequency with External Feedback, 1/(tsu + tco) A Maximum Clock Frequency with No Feedback — Clock Pulse Duration, High 6 — Clock Pulse Duration, Low 6 B,C I or I/O to Output Enabled / Disabled — B,C OE to Output Enabled / Disabled — A Input or I/O to Async. Reset / Preset — Async. Reset / Preset Pulse Duration 6 — Async. Reset / Preset Recovery Time 7 — Preload Pulse Duration 8 — Preload Setup Time 5	MIN. MAX. A Input or I/O to Combinatorial Output 2 7.5 A Clock to Output Delay 2 9 — Setup Time, Input or Fdbk before Clk↑ 3 — Hold Time, Input or Fdbk after Clk↑ 2 — A Maximum Clock Frequency with External Feedback, 1/(tsu + tco) A Maximum Clock Frequency with No Feedback — Clock Pulse Duration, High 6 — Clock Pulse Duration, Low 6 — B,C I or I/O to Output Enabled / Disabled — 7.5 B,C OE to Output Enabled / Disabled — 5 A Input or I/O to Async. Reset / Preset — 9 Async. Reset / Preset Pulse Duration 6 — Async. Reset / Preset Recovery Time 7 — Preload Pulse Duration 8 — Preload Setup Time 5 —	TEST COND¹. DESCRIPTION -7 -1 MIN. MAX. MIN. A Input or I/O to Combinatorial Output 2 7.5 2 A Clock to Output Delay 2 9 2 A Clock to Output Delay 2 9 2 — Setup Time, Input or Fdbk before Clk↑ 3 — 4 — Hold Time, Input or Fdbk after Clk↑ 2 — 3 A Maximum Clock Frequency with External Feedback, 1/(tsu + tco) 83.3 — 66.7 A Maximum Clock Frequency with No Feedback 83.3 — 71.4 — Clock Pulse Duration, High 6 — 7 — Clock Pulse Duration, Low 6 — 7 B,C I or I/O to Output Enabled / Disabled — 7.5 — B,C OE to Output Enabled / Disabled — 5 — A Input or I/O to Async. Reset / Preset — 9 —	TEST COND¹. DESCRIPTION DESCRIPTION MIN. MAX. MIN. MAX. A Input or I/O to Combinatorial Output 2 7.5 2 10 A Clock to Output Delay 2 9 2 11	TEST COND1. DESCRIPTION DESCRIPTION MIN. MAX. MIN. MAX.	TEST COND¹ DESCRIPTION DESCRIPTION DESCRIPTION MIN. MAX. M	TEST COND¹. DESCRIPTION -7 -10 -15 -2 MIN. MAX. MIN. A MIN. MAX. MIN. MAX. MIN. A MIN. MAX. MIN. MAX. MIN. A MIN. MAX. MIN. A MIN. A C — 15 — — Clock to Output Delay 2 9 2 11 — 15 — 10 — Hold Time, Input or Fdbk after Clk↑ 2 — 3 — 3 — 3 — 3 — 3 — 3 — 45.0 — 33.3 — 10 — 11.7 <td> TEST COND¹ DESCRIPTION MIN. MAX. MIN. MAX. </td> <td> TEST COND¹ DESCRIPTION MIN. MAX M</td> <td>TEST COND¹. DESCRIPTION DESCRIPTION </td>	TEST COND¹ DESCRIPTION MIN. MAX. MIN. MAX.	TEST COND¹ DESCRIPTION MIN. MAX M	TEST COND¹. DESCRIPTION DESCRIPTION

¹⁾ Refer to **Switching Test Conditions** section.

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0 MHz)


SYMBOL	SYMBOL PARAMETER		PARAMETER MAXIMUM* UNITS	
C	C _I Input Capacitance		pF	$V_{CC} = 5.0V, V_1 = 2.0V$
C _{I/O} I/O Capacitance		10	pF	$V_{CC} = 5.0V, V_{I/O} = 2.0V$

^{*}Characterized but not 100% tested.


²⁾ Refer to fmax Descriptions section.




SWITCHING WAVEFORMS




Combinatorial Output




Input or I/O to Output Enable/Disable




Clock Width




Parallel Preload




OE to Enable / Disable



Registered Output




Asynchronous Reset and Preset




Asynchronous Reset and Preset Recovery

fmax DESCRIPTIONS



fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.


SWITCHING TEST CONDITIONS

Input Pulse Levels	GND to 3.0V		
Input Rise and	2ns 10% – 90%		
Fall Times	-15/-20/-30	3ns 10% – 90%	
Input Timing Refere	nce Levels	1.5V	
Output Timing Refe	1.5V		
Output Load	See Figure		

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure)

Tes	t Condition	R₁	R ₂	CL
Α		470Ω	390Ω	50pF
В	Active High	8	390Ω	50pF
	Active Low	47 0 Ω	390Ω	50pF
С	Active High	∞	390Ω	5pF
	Active Low	47 0 Ω	390Ω	5pF



 $^{\star}\mathrm{C}_{\,\mathsf{L}}$ INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



ELECTRONIC SIGNATURE

An electronic signature word is provided in every GAL20RA10 device. It contains 64 bits of reprogrammable memory that contains user defined data. Some uses include user ID codes, revision numbers, pattern identification or inventory control codes. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature bits if programmed to any value other then zero(0) will alter the checksum of the device.

SECURITY CELL

A security cell is provided in every GAL20RA10 device as a deterrent to unauthorized copying of the device pattern. Once programmed, this cell prevents further read access of the device pattern information. This cell can be only be reset by reprogramming the device. The original pattern can never be examined once this cell is programmed. The Electronic Signature is always available regardless of the security cell state.

LATCH-UP PROTECTION

GAL20RA10 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

DEVICE PROGRAMMING


GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers (see the the GAL Development Tools section). Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

INPUT BUFFERS


GAL20RA10 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance and present a much lighter load to the driving logic than traditional bipolar devices.

GAL20RA10 input buffers have active pull-ups within their input structure. As a result, unused inputs and I/O's will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, Vcc, or GND. Doing this will tend to improve noise immunity and reduce Icc for the device.

Typical Input Pull-up Characteristic



POWER-UP RESET




Circuitry within the GAL20RA10 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, $1\mu s$ MAX). As a result, the state on the registered output pins (if they are enabled) will be high on power-up, because of the inverting buffer on the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown to the right. Because of the asynchronous


nature of system power-up, some conditions must be met to provide a valid power-up reset of the GAL20RA10. First, the Vcc rise must be monotonic. Second, the clock input must be at a static TTL level as shown in the diagram during power up. The registers will reset within a maximum of $1\mu s$. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.


INPUT/OUTPUT EQUIVALENT SCHEMATICS





Typical Input








Typical Output





GAL20RA10B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS






















Delta Tco vs # of Outputs




Delta Tpd vs Output





Delta Tco vs Output





GAL20RA10B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS
























GAL20RA10B-15/-20/-30: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS







Normalized Tco vs Vcc




Normalized Tsu vs Vcc




Normalized Tpd vs Temp




Normalized Tco vs Temp




Normalized Tsu vs Temp




Delta Tpd vs # of Outputs Switching




Delta Tco vs # of Outputs Switching



Delta Tpd vs Output Loading



Delta Tco vs Output Loading





GAL20RA10B-15/-20/-30: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS

